

A close-up photograph of a green printed circuit board (PCB). A large, square, black integrated circuit (IC) is the central focus, with numerous gold-colored pins visible along its edges. To the left of the IC, there are several smaller components, including capacitors labeled C108, C107, C113, and C112. A pink ribbon cable is connected to the top left of the board. The background is blurred, showing other parts of the circuit board and components.

MB65 TFT IDTV SERVICE MANUAL

TABLE OF CONTENTS

| | |
|--|-------------------------------------|
| INTRODUCTION..... | 3 |
| General Block Diagram..... | 4 |
| MB65 Placement of Blocks..... | 5 |
| 1. TUNER(Xceive5200)..... | 6 |
| 1.1. General description of Xceive5200..... | 6 |
| 1.2. Features of Xceive5200..... | 6 |
| 1.3. Pinning | 7 |
| 1.4. IF Filter Responses..... | 8 |
| 2. AUDIO AMPLIFIER STAGE WITH NTP8030..... | 9 |
| 2.1. General Description..... | 9 |
| 2.2. Features | 9 |
| 2.3. Absolute Ratings | 11 |
| 2.3.1. Electrical Characteristics..... | 11 |
| 2.3.1.1.Absolute Maximum Ratings..... | 11 |
| 2.3.1.2.Recommended Operating Conditions | 11 |
| 2.3.1.3.Electrical Characteristics..... | 11 |
| 2.3.1.4.Performance Specifications..... | 11 |
| 2.4. Pinning | Error! Bookmark not defined. |
| 3. POWER STAGE..... | Error! Bookmark not defined. |
| 3.1. Power Management..... | 18 |
| 3.1.1. MB65 Power Management W/PW26..... | 18 |
| 3.1.2. MB65 Power Management W/PW25 & W/PW46 & W/PW27 & W/PW03 % W/PW04..... | 19 |
| 4. MICROCONTROLLER – MSTAR(U7)..... | Error! Bookmark not defined. |
| 4.1. General Description..... | 20 |
| 4.2. General Description..... | 20 |
| 4.3. MSTAR Block Diagram..... | 25 |
| 4.4. Reset Circuit..... | 26 |
| 5. CI INTERFACE..... | Error! Bookmark not defined. |
| 6. USB INTERFACE..... | 27 |
| 7. DDR2 SDRAM 8M × 4 BANKS × 16 BIT (W9751G6JB) (U10)..... | 28 |
| 7.1. General Description..... | 28 |
| 7.2. Features | 28 |
| 7.3. Electrical Characteristics..... | 29 |
| 7.4. Pinning | 30 |
| 8. SERVICE MENU SETTINGS..... | 32 |
| 8.1. Video Settings | 33 |
| 8.2. Audio Settings..... | 34 |
| 8.3. Options | 35 |
| 8.4. Tuning Settings | 37 |
| 8.5. Source Settings..... | 38 |
| 8.6. Diagnostic..... | 39 |
| 8.7. USB Operations..... | 39 |
| 9. SOFTWARE UPDATE..... | 40 |
| 10. TROUBLESHOOTING..... | Error! Bookmark not defined. |
| 10.1. No Backlight Problem..... | Error! Bookmark not defined. |
| 10.2. CI Module Problem..... | Error! Bookmark not defined. |
| 10.3. Led Blinking Problem | Error! Bookmark not defined. |
| 10.4. IR Problem | 45 |

| | | |
|--------|-------------------------------------|-------------------------------------|
| 10.5. | Keypad Touchpad Problems | Error! Bookmark not defined. |
| 10.6. | USB Problems | Error! Bookmark not defined. |
| 10.7. | No Sound Problem | Error! Bookmark not defined. |
| 10.8. | No Sound Problem at Headphone | 48 |
| 10.9. | Standby On/Off Problem..... | 48 |
| | DVD Problems | 49 |
| 10.10. | No Signal Problem | 50 |

INTRODUCTION

17MB65 main board is driven by MStar SOC. This IC is capable of handling Video and audio processing, Scaling-Display processing, 3D comb filter, OSD and text processing, LVDS transmitting, channel and MPEG2/4 decoding, integrated DVB-T/C demodulator and media center functionality.


TV supports PAL, SECAM, NTSC color standards and multiple transmission standards as B/G, D/K, I/I', and L/L' including German and NICAM stereo. Also DVB T, DVB-C are supported internal demodulators of Mstar IC and DVB-T2 is supported with external demodulator.

Sound system output is supplying max. 2x8W (1%THD) for stereo 8Ω speakers


Supported peripherals are:

- 1 RF input VHF I, VHF III, UHF @ 75Ω(Common)
- 1 Side AV (CVBS, R/L_Audio)
- 2 SCART socket(Common)
- 1 YPbPr (Common)
- 1 PC input(Common)
- 4 HDMI 1.3 input(2 HDMI inputs are common, 4 inputs are optional)
- 1 S/PDIF output(Common)
- 1 Headphone(Common)
- 1 Common interface(Common)
- 2 USB(Common)
- 1 DVD(Optional)
- 1 External Keypad(Optional)
- 1 External TouchPad(Optional)

General Block Diagram



MB65 Placement of Blocks



1. TUNER(XC5200)

The Single-Chip Multi-Standard Tuner XC5200C supports all analog TV formats transmitted worldwide in the 42-1000 MHz band on either cable or terrestrial broadcast channels. It implements on-chip tuning, and channel filtering without external (SAW) filters and has no manually tunable parts.

The broadband tuner converts the selected channel into an Intermediate Frequency (IF), which is then sampled by an internal high-resolution analog-to-digital converter (A/D) for further processing..

The IF signals are filtered using a standard-dependent high-rejection channel filter and converted to a user-programmable output frequency. At the output of the D/A converter, the TV signal is low-pass filtered using a high-performance smoothing filter and input to a variable gain amplifier. The IF output amplifier gain can be controlled via an external analog signal on Vagc.

1.1. General description of Samsung XC5200:

Tuner XC5200C supports all analog TV formats transmitted worldwide in the 42-1000 MHz band on either cable or terrestrial broadcast channels and the broadband tuner converts the selected channel into an Intermediate Frequency (IF).

1.2. Features:

- Receiving System: All analog TV formats transmitted worldwide in the 42-1000 MHz band on either cable or terrestrial broadcast channels
- Highly integrated tuner design (no SAWs):
 - Alignment-free
 - Quartz-stable and accurate
 - No externally tunable parts
- Multi-standard RF-to-IF receiver
- Integrated RF PLL filter reducing risk of noise pickup on the board
- Integrated DSP for high quality IF filtering both in analog and digital modes
- ATV mode optimized for use with external analog demodulators
- DTV Mode for operation with external DTV demodulator. XC5200C applies filters and converts signal to arbitrary output frequency. Supports standards such as ATSC, OpenCable, DVB-C, DVB-T, ISDB-T, DMB-TH

1.3. Pinning:

| # | Name | Type | Description |
|----|----------|------|---|
| B | GNDA | S | Main analog ground |
| 1 | VDDA | S | 3.3V supply |
| 2 | IN1 | RF/I | RF input 1; connected to GND through 390nH inductor. |
| 3 | GND | S | Ground |
| 4 | IN2 | RF/I | RF input 2 (as secondary input for FM radio. Connect to ground if unused) |
| 5 | GND | S | Ground |
| 6 | ExtChoke | RF | External low-VHF choke inductor. 820nH against VDDA |
| 7 | GND | S | Ground |
| 8 | VDDA | S | 3.3V supply |
| 9 | VDDA | S | 3.3V supply |
| 10 | NC | | Not connected internally |
| 11 | NC | | Not connected internally |
| 12 | VDDC | S | 1.8V supply (mixed-signal) |
| 13 | VDDC | S | 1.8V supply (mixed-signal) |
| 14 | VDDA | S | 3.3V supply (main analog) |
| 15 | Vagc | A/I | Control voltage for output IF signals. (AGC for digital reception only) |
| 16 | DIFP | A/O | Positive IF signal to digital demodulator |
| 17 | VDDA | S | 3.3V supply |
| 18 | DIFN | A/O | Negative IF signal to digital demodulator |
| 19 | GND | S | Ground |
| 20 | VDDC | S | 1.8V supply (mixed-signal) |
| 21 | VDDA | S | 3.3V supply |
| 22 | GND | S | Ground |
| 23 | GPIO_3 | D/IO | General purpose input/output |
| 24 | TestMode | D/I | Used for production tests only. (do not connect) |
| 25 | GPIO_2 | D/IO | General purpose input/output |
| 26 | VDDC | S | 1.8V supply (Mixed-signal) |
| 27 | GPIO_1 | D/IO | General purpose input/output |
| 28 | AddrSel | A/I | Select I ² C address; internal 1M Ω pull-down. Selection among 4 addresses if the pin is externally set at 0; VDDA/3;2VDDA/3;VDDA |
| 29 | X2 | A | External crystal |
| 30 | GND | A | Ground |
| 31 | X1 | A | External crystal |
| 32 | ExtRef | D/I | Ext. ref. frequency (1.8V or 3.3V; internal pull-down). Supersedes internal oscillator if a valid clock signal is provided. <u>Do not connect</u> for typical applications, if internal crystal oscillator is used. |
| 33 | VDDD | S | 1.8V supply (DSP-digital) |
| 34 | SCL | D/I | I ² C SCL signal (clock) |
| 35 | SDA | D/IO | I ² C SDA signal (data) |
| 36 | GND | S | Ground |
| 37 | Reset | D/I | Reset; active low; pull-up (3.3V). In test mode: select operation 1mS Reset duration is recommended after power-on |
| 38 | VDDA | S | 3.3V |
| 39 | NC | | Not connected internally |
| 40 | V120 | A | Output of on-chip voltage regulator, 1.2V, connect capacitor to GND |
| 41 | V145 | A | Output of on-chip voltage regulator, 1.45V, connect capacitor to GND |

1.4. IF Filter Responses:

DTV6 • 6MHz Channel Bandwidth:




Figure 2. DTV6 response shown to -70 dB




Figure 3. DTV6 response shown to -3 dB

DTV8 • 8MHz Channel Bandwidth:




Figure 4. DTV8 response shown to -70 dB




Figure 5. DTV8 response shown to -3 dB

2. AUDIO AMPLIFIER STAGE WITH NTP8030(U21)

2.1. General Description

The NTP-8030 is a single chip full digital audio amplifier including power stage for stereo amplifier system. NTP-8030 is integrated with versatile digital audio signal processing functions, high-performance, high-fidelity fully digital PWM modulator and two high-power full bridge MOSFET power stages. The NTP-8030 receives digital serial audio data with sampling frequency from 8KHz to 192KHz. It delivers 2 x 30 watt in stereo mode without heat sink. The NTP-8030 has mixer and Bi-Quad filters which can be used to implement the essential audio signal processing functions like loudness control, loud speaker response compensation and parametric equalizers. All the functions of the NTP-8030 can be controlled by internal register values via I2C host interface bus.

2.2. Features

- 2 CH Stereo (30W x 2 BTL)
- Wide Operating Supply Voltage Range (7.5V to 30V)
- Floating Point Operation
- 16 Programmable Bi-Quad Filters
- Speaker Compensation
- DC Cut, LPF, HPF
- Parametric Equalizer
- 100dB Dynamic Range
- Enhanced Dynamic Range Control
- Adaptive Loudness Compensation
- Loudness Control
- Protection Circuit
- OCP(Over Current Protection)
- OTP(Over Temperature Protection)
- UVP(Under Voltage Protection)
- High Efficiency

2.3. Absolute Ratings

2.3.1. Electrical Characteristics

2.3.1.1. Absolute Maximum Ratings

| Parameter | Reference | Rating | Unit |
|----------------------|-----------|---------------|------|
| DVDD voltage | DVSS | -0.3 ~ 2.5 | V |
| VDD_IO voltage | VSS_IO | -0.3 ~ 4.4 | V |
| Logic input voltage | VSS_IO | -0.3 ~ 5.5 | V |
| Logic output voltage | VSS_IO | -0.3 ~ 4.4 | V |
| PVDDXX voltage | PGNDXX | 32 | V |
| OUTXX voltage | PGNDXX | -0.3 ~ PVDDXX | V |
| BSTXX voltage | PGNDXX | 47 | V |
| VDRXX voltage | PGNDXX | 15 | V |
| Storage Temperature | Tstg | -55 ~ 150 | °C |
| Junction Temperature | Tj | 150 | °C |

2.3.1.2. Recommended Operating Conditions

| Parameter | Reference | Rating | Unit |
|-------------------------------|-----------|-------------|------|
| DVDD voltage | DVSS | 1.82 ~ 1.98 | V |
| VDD_IO voltage | VSS_IO | 3.0 ~ 3.8 | V |
| PVDDXX voltage | PGNDXX | 7.5 ~ 30 | V |
| VDRXX voltage | PGNDXX | 8~14 | V |
| Ambient Operating temperature | Tamb | -10 ~ 85 | °C |

2.3.1.3. Electrical Characteristics

| Parameter | Symbol | Condition | Min | Typ | Max | Unit |
|---|---------------------|--|------|-------|-----|------|
| Logic Block (DVDD=1.8V, VDD_IO=3.3V, T _A =+25°C, unless otherwise specified.) | | | | | | |
| Input High Voltage | V _{ih} | • | 2.0 | | | V |
| Input Low Voltage | V _{il} | • | ±0.3 | | 0.8 | V |
| Threshold point | V _t | • | | 1.09 | | V |
| Schmitt trig. Low to High threshold point | V _{th+} | • | 1.4 | | 2.0 | V |
| Schmitt trig. High to Low threshold point | V _{th-} | • | 0.8 | | 1.2 | V |
| Input Current | I _i | VDD_IO=MAX, 0V ≤ V _{in} ≤ 5.5V | | | ±10 | µA |
| | | 40kΩ pull down | 40 | | 180 | µA |
| | | 40kΩ pull up | ±180 | | ±40 | µA |
| Output Low Voltage | V _{ol} | I _{OL} =2,4,...24mA | | | 0.4 | V |
| Output High Voltage | V _{oh} | I _{OH} =2,4,...24mA | 2.4 | | | V |
| Output Low Current | I _{OL} | V _{OL} =0.4V, 4mA | 4.7 | 8.0 | 10 | mA |
| Output High Current | I _{OH} | V _{OH} =2.4V, 4mA | 5.8 | 11.9 | 19 | mA |
| Driver Block (PVDDXX=20V, T _A =+25°C, unless otherwise specified.) | | | | | | |
| OUT On Resistance | R _{ds(on)} | PVDDXX=7.5V | | 0.185 | | Ω |
| Peak Current Limit | OCP | • | 3.75 | 5 | | A |
| Thermal Shutdown Temperature | | | | 150 | | °C |

2.3.1.4. Performance Specifications


| Parameter | Condition | Min | Typ | Max | Unit |
|-------------------|---|-----|------|-----|------|
| SNR | AES17, A-weighting filter | | 100 | | dB |
| THD+N | 1W, 1kHz | | 0.01 | | % |
| Cross talk | Dolby standard | | 70 | | dB |
| PSRR | V _{supply} =1Vrms, Audio Input= +80dBFS | | 68 | | dB |
| Power consumption | PVDD=24V, Output Power=10W@8Ω | | TBD | | W |
| Peak Output Power | PVDD=27V @ 8Ω | | 30 | | W |

2.4. Pinning




| PIN | NAME | TYPE | DESCRIPTION |
|-----|----------|------|---|
| 1 | BST1A | P | Bootstrap supply, external capacitor to OUT1A is required |
| 2 | VDR1A | P | Gate drive voltage regulator decoupling pin, capacitor to GND is required |
| 3 | /RESET | I | Active low to reset NTP-8030, Schmitt trigger input |
| 4 | AD | I | I2C device address selection |
| 5 | DGND | P | Ground for Core block |
| 6 | GND_IO | P | Ground for digital interface I/O |
| 7 | CLK_I | I | System master clock, Schmitt trigger input |
| 8 | VDD_IO | P | Power supply for digital interface I/O, 3.3V |
| 9 | DGND_PLL | P | Ground for PLL digital block |
| 10 | AGND_PLL | P | Ground for PLL analog block |
| 11 | LF | O | External PLL loop filter |
| 12 | AVDD_PLL | P | Power supply for PLL analog block, 1.8V |
| 13 | DVDD_PLL | P | Power supply for PLL digital block, 1.8V |
| 14 | GND | I | This pin should be connected to Ground |
| 15 | DGND | P | Ground for Core block |
| 16 | DVDD | P | Core Logic Power Supply, 1.8V |
| 17 | SDATA | I | I2S serial data input |
| 18 | WCK | I/O | I2S word clock |
| 19 | BCK | I/O | I2S bit clock |
| 20 | SDA | I/O | I2C data |
| 21 | SCL | I | I2C clock |
| 22 | MONITOR0 | O | No Connection, monitoring signal out from Power Driver protection logic |
| 23 | MONITOR1 | O | No Connection, monitoring signal out from processor block |
| 24 | MONITOR2 | O | No Connection, monitoring signal out from processor block |
| 25 | /FAULT | I | Active low to reset internal power stage, Pull-up |
| 26 | VDR2B | P | Gate drive voltage regulator decoupling pin, capacitor to GND is required |
| 27 | BST2B | P | Bootstrap supply, external capacitor to OUT2B is required |
| 28 | PGND2B | P | Ground |
| 29 | PGND2B | P | Ground |
| 30 | OUT2B | O | Power stage PWM output 2B |
| 31 | OUT2B | O | Power stage PWM output 2B |
| 32 | PVDD2B | P | Power supply for PWM Power stage 2B |
| 33 | PVDD2B | P | Power supply for PWM Power stage 2B |
| 34 | PVDD2A | P | Power supply for PWM Power stage 2A |
| 35 | PVDD2A | P | Power supply for PWM Power stage 2A |
| 36 | OUT2A | O | Power stage PWM output 2A |
| 37 | OUT2A | O | Power stage PWM output 2A |
| 38 | PGND2A | P | Ground |
| 39 | PGND2A | P | Ground |
| 40 | BST2A | P | Bootstrap supply, external capacitor to OUT2A is required |
| 41 | VDR2A | P | Gate drive voltage regulator decoupling pin, capacitor to GND is required |
| 42 | NC | - | No Connection |

3. POWER STAGE

The DC voltages required at various parts of the chassis and panel are provided by a main power supply unit. MB65 chassis can operate with PW03, PW04, PW06, PW07, PW25, PW26, PW27, PW46 as main power supply




The power supplies generate 18V, 12V, 5V, 3.3V DC voltages. Power stage which is on-chassis generates 1V2, 2V5, 1V8, 8V and 3V3 for PW06 and PW25. These are indicated below.



Short CCT Protection Circuit

Short circuit protection is necessary for protecting chassis and main IC against damages when any Vcc supply shorts to ground. Protect pin should be logic high while normal operation. When there is a short circuit protect pin should be logic low. After any short detection, SW forces LEDs on LED card to blink.






3.1. Power Management

3.1.1. MB65 Power Management W/PW26




* Optional DVD 12V(500mA) / Blueray 24V(1000)

**1.26V DC/DC Input Optional 12V(525mA)/24V(263mA)




3.1.2. MB65 Power Management W/PW25& PW27& PW46 & PW03 & PW04



* Optional DVD 12V(500mA) / Blueray 24V(1000)

** 1.26V DC/DC Input Optional 12V(525mA)/24V(263mA)



4. MICROCONTROLLER – MSTAR(U7)

4.1. General Description

The MSD9WB7PX-2 integrates DTV/multi-media all-purpose AV decoder, DVB-T demodulator, VIF demodulator, and Sound/Video processor into a single device. This allows the overall BOM to be reduced significantly making the MSD9WB7PX-2 a very competitive multi-media DTV solution. For ATV users, the MSD9WB7PX-2 provides multi-standard analog TV support with adaptive 3D video decoding and VBI data extraction. The build-in audio decoder is capable of decoding FM, AM, NICAM, A2, BTSC and EIA-J sound standards. The MSD9WB7PX-2 supplies all the necessary A/V inputs and outputs to complete a receiver design including a multi-port HDMI receiver and component video ADC. All input selection multiplexed for video and audio are integrated, including full SCART support with CVBS output. The equipped MStar MACE-5 color engine is the latest masterpiece from MStar famous color engine series providing excellent video and picture quality in Full-HD and large-scale displaying system. To meet the increasingly popular energy legislative requirements without the use of additional hardware, the MSD9WB7PX-2 has an ultra low power standby mode during which an embedded MCU can act upon standby events and wake up the system as required.

4.2. General Features

MSD9WB9PX-2, an SOC solution that supports channel decoding, MPEG decoding, and media-centre functionality enabled by a high performance AV CODEC and CPU Key features include,

- Digital and Analog DVB Front-End Demodulator
- A Multi-Standard A/V Format Decoder
- The MACE-5 Video Processor
- Home Theater Sound Processor
- Peripheral and Power Management

Transport Stream De-multiplexer

- Supports parallel and serial TS interface, with or without sync signal
- Supports TS input and output for external CI module
- Maximum TS data rate is 104 Mb/sec for serial or 16 MB/sec for parallel
- 32 general purpose PID filters and section filters for each transport stream de-multiplexer
- Supports additional audio/video/PCR filters
- Supports TS DMA channel for time-shift
- Supports 3DES/DES and AES encryption/decryption

MPEG-2 Video Decoder

- ISO/IEC 13818-2 MPEG-2 video MP@HL
- Automatic frame rate conversion
- Supports resolution up to HDTV (1080i, 720p) and SDTV

MPEG-4 Video Decoder

- ISO/IEC 14496-2 MPEG-4 ASP video decoding
- Supports resolutions up to HDTV (1080p@30fps)
- Supports DivX1 Home Theater & HD profiles Optional
- Supports VC-1 Optional, FLV video format decoding

H.264 Decoder

- ITU-T H.264, ISO/IEC 14496-10 (main and high profile up to level 4.1) video decoding
- Supports resolutions for all DVB, ATSC, HDTV, DVD and VCD
- Supports resolution up to 1080p@30fps
- Supports CABAC and CAVLC stream types
- Processing of ES and PES streams, extraction and provision of time stamps
- Up to 40 Mbits bitrate (Blu-ray spec.)

Hardware JPEG

- Supports sequential mode, single scan
- Supports both color and grayscale pictures
- Following the file header scan the hardware decoder fully handles the decode process
- Supports programmable Region of Interest (ROI)
- Supports formats: 422/411/420/444/422T
- Supports scaling down ratios: 1/2, 1/4, 1/8
- Supports picture rotation

NTSC/PAL/SECAM Video Decoder

- Supports NTSC-M, NTSC-J, NTSC-4.43, PAL (B, D, G, H, M, N, I, Nc), and SECAM standards
- Automatic standard detection
- Motion adaptive 3D comb filter
- Five configurable CVBS & Y/C S-video inputs
- Supports Teletext, Closed Caption (analog CC 608/ analog CC 708/digital CC 608/digital CC 708), V-chip and SCTE

Multi-Standard TV Sound Processor

- SIF audio decoding
- Supports BTSC/A2/EIA-J demodulation
- Supports NICAM/FM/AM demodulation
- Supports MTS Mode Mono/Stereo/SAP in BTSC/EIA-J mode
- Supports Mono/Stereo/Dual in A2/NICAM mode
- Built-in audio sampling rate conversion (SRC)
- Audio processing for loudspeaker channel, including volume, balance, mute, tone, EQ, virtual stereo/surround and treble/bass controls
- Advanced sound processing options available, for example: Dolby, SRS, BBE, QSound, Audyssey
- Supports digital audio format decoding:
 - MPEG-1, MPEG-2 (Layer I/II), MP3, Dolby Digital (AC-3), AAC-LC
 - Supports Optional Dolby Digital Plus, Dolby Pulse, and MS10 multi stream decoder, including Dolby Digital Encoder for transcoding streams to Dolby Digital 5.1 (DDCO)
- Supports MPEG Audio, Dolby Digital, Dolby Digital Plus format AD (Audio Description)
- Supports PVR and time-shifting

Audio Interface

One SIF audio input interface with minimal external saw filters

- Four L/R audio line-inputs including Mic. input
- Two L/R outputs for main speakers and additional line-outputs
- Supports stereo headphone driver
- I2S digital audio input & output
- S/PDIF digital audio output
- HDMI audio channel processing
- Programmable delay for audio/video synchronization

Analog RGB Compliant Input Port

- Three analog ports support up to 1080P
- Supports PC RGB input up to SXGA@75Hz
- Supports HDTV RGB/YPbPr/YCbCr
- Supports Composite Sync and SOG Sync-on-Green
- Automatic color calibration
- AV-link support

Analogue RGB Auto-Configuration & Detection

- Auto input signal format and mode detection
- Auto-tuning function including phasing, positioning, offset, gain, and jitter detection
- Sync Detection for H/V Sync

DVI/HDCP/HDMI Compliant Input Port

- Three HDMI/DVI Input ports
- HDMI 1.3 Compliant
- HDCP 1.1 Compliant
- 225MHz @ 1080P 60Hz input with 12-bit Deep-color support
- CEC support
- Single link DVI 1.0 compliant
- Robust receiver with excellent long-cable support

MStar Advanced Color Engine (MStarACE-5)

- 10/12-bit internal data processing
- Fully programmable multi-function scaling engine
- Nonlinear video scaling supports various modes including Panorama
- Supports dynamic scaling for VC-1
- High-Quality DTV video processor
- 3D motion video deinterlacer with motion object stabilizer
- Edge-oriented deinterlacer with edge and artifact smoother
- Automatic 3:2:2/M:N pull-down detection and recovery
- 3D multi-purpose noise reduction for DTV or lousy air/cable input
- MPEG artifact removal including de-blocking and mosquito noise reduction
- Arbitrary frame rate conversion
- MStar Professional Picture Enhancement:
 - Dynamic brilliant and fresh color
 - Dynamic *Blue Stretch*
 - Intensified contrast and details
 - Dynamic *Vivid Skin*
 - Dynamic sharpened Luma/Chroma edges
 - Global and local dynamic depth of field perception
 - Accurate and independent color control
 - Supports sRGB and xvYCC color processing
 - Supports HDMI 1.3 deep color format
- Programmable 12-bit RGB gamma CLUT

Output Interface

- Single/dual link 8/10-bit LVDS output
- Supports panel resolution up to Full-HD (1920x1080) @ 60Hz
- Supports TH/TI format
- Supports dithering options to 6/8-bit output
- Spread spectrum output for EMI suppression

CVBS Video Encoder

- Supports all NTSC/PAL TV Standard
- Stand-alone scaling engine
- Programmable Hue, Contrast, Brightness
- Supports TTX/CC/WSS output

CVBS Video Output

- Allows CVBS output of all source inputs

2D Graphics Engine

- Hardware Graphics Engine for responsive interactive applications
- Supports point draw, line draw, rectangle draw/fill, text draw and trapezoid draw
- BitBlt, stretch BitBlt, trapezoid BitBlt, mirror BitBlt and rotate BitBlt
- Raster Operation (ROP)
- Support Porter-Duff

VIF Demodulator

- Compliant with NTSC M/N, PAL B, G/H, I, D/K, SECAM L/L' standards
- Audio/Video dual-path processor
- Stepped-gain PGA with 25 dB tuning range and 1 dB tuning resolution
- Maximum IF gain of 37 dB
- Programmable TOP to accommodate different tuner gain and SAW filter insertion loss to optimize noise and linearity performance
- Multi-standard processing with single SAW
- Supports silicon tuner low IF output architecture

DVB-T/DVB-C Demodulator

- Digital carrier frequency offset correction: $\pm 500\text{KHz}$
- Optimized for SFN channels with pre/post-cursive echoes inside/outside the guard
- Acquisition range $\pm 857\text{kHz}$ includes up to 3x: $\pm 1/6\text{ MHz}$ transmitter offset
- Meets Nordig Unified 1.0.3, D-Book 5.0, EICTA E-Book/C-Book test requirement
- ITU J.83 Annex A/C, DVB-C (EN 300 429) compliant
- Supports DVB-C 0.7-7M Baud symbol rate
- $\pm 400\text{kHz}$ internal carrier offset recovery range
- 6.8 usecs echo cancellation at 7 Msym/s
- Supports IF, low-IF, zero-IF inputs
- Ultra-fast automatic blind UHF/VHF channel scan (constellations and symbol rate)


Connectivity

- Two USB 2.0 host ports
- USB architecture designed for efficient support of external storage devices in conjunction with off air broadcasting


Miscellaneous

- DRAM interface supporting two 16-bit DDR2 @ 1066MHz
- Supports PVR
- Supports Common Interface for conditional access support
- Bootable SPI interface with serial flash support
- Parallel interface for external OneNAND and NAND flash support
- Power control module with ultra low power
- MCU available in standby mode
- 523-ball LFBGA package
- Operating Voltages: 1.26V (core), 1.8V (DDR2), 2.5V and 3.3V (I/O and analog)


4.3. MSTAR Block Diagram



4.4. Reset Circuit




5. CI INTERFACE




6. USB INTERFACE

Main Concept IC has integrated 2 USB 2.0 interface. Two of them is used for USB connectivity for last user. Last user can play video, picture and audio files. Also digital channels can be record to external storage device by this interface. All SW files can be updated with interface.

MB65 USB circuit has power switches (U4- U5) and these are shown below ;



USB connector ;



7. DDR2 SDRAM 8M × 4 BANKS × 16 BIT (W9751G6JB) (U11)

7.1. General Description

The W9751G6JB is a 512M bits DDR2 SDRAM, organized as 8,388,608 words × 4 banks × 16 bits. This device achieves high speed transfer rates up to 1066Mb/sec/pin (DDR2-1066) for general applications. W9751G6JB is sorted into the following speed grades: -18, -25 and -3. The -18 is compliant to the DDR2-1066/CL7 specification. The -25 is compliant to the DDR2-800 (5-5-5) or DDR2-800 (6-6-6) specification. The -3 is compliant to the DDR2-667 (5-5-5) specification. All of the control and address inputs are synchronized with a pair of externally supplied differential clocks. Inputs are latched at the cross point of differential clocks (CLK rising and CLK falling). All I/Os are synchronized with a single ended DQS or differential DQS- DQS pair in a source synchronous fashion.

7.2. Features

- Power Supply: VDD, VDDQ = 1.8 V \pm 0.1 V
- Double Data Rate architecture: two data transfers per clock cycle
- CAS Latency: 3, 4, 5, 6 and 7
- Burst Length: 4 and 8
- Bi-directional, differential data strobes (DQS and DQS \bar) are transmitted / received with data
- Edge-aligned with Read data and center-aligned with Write data
- DLL aligns DQ and DQS transitions with clock
- Differential clock inputs (CLK and CLK \bar)
- Data masks (DM) for write data
- Commands entered on each positive CLK edge, data and data mask are referenced to both edges of DQS
- Posted CAS programmable additive latency supported to make command and data bus efficiency
- Read Latency = Additive Latency plus CAS Latency (RL = AL + CL)
- Off-Chip-Driver impedance adjustment (OCD) and On-Die-Termination (ODT) for better signal quality
- Auto-precharge operation for read and write bursts
- Auto Refresh and Self Refresh modes
- Precharged Power Down and Active Power Down
- Write Data Mask
- Write Latency = Read Latency - 1 (WL = RL - 1)
- Interface: SSTL \bar 18

7.3. Electrical Characteristics

| SYM. | PARAMETER | MIN. | TYP. | MAX. | UNIT | NOTES |
|-------------|------------------------------|-------------|-------------|-------------|-------------|--------------|
| VDD | Supply Voltage | 1.7 | 1.8 | 1.9 | V | 1 |
| VDDL | Supply Voltage for DLL | 1.7 | 1.8 | 1.9 | V | 5 |
| VDDQ | Supply Voltage for Output | 1.7 | 1.8 | 1.9 | V | 1, 5 |
| VREF | Input Reference Voltage | 0.49 x VDDQ | 0.5 x VDDQ | 0.51 x VDDQ | V | 2, 3 |
| VTT | Termination Voltage (System) | VREF - 0.04 | VREF | VREF + 0.04 | V | 4 |

7.4. Pinning


| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
|------|--------|------------------------|---|---|---|-------------------------|--------------------------|------|
| VDD | NC | VSS | | A | | VSSQ | $\overline{\text{UDQS}}$ | VDDQ |
| DQ14 | VSSQ | UDM | | B | | UDQS | VSSQ | DQ15 |
| VDDQ | DQ9 | VDDQ | | C | | VDDQ | DQ8 | VDDQ |
| DQ12 | VSSQ | DQ11 | | D | | DQ10 | VSSQ | DQ13 |
| VDD | NC | VSS | | E | | VSSQ | $\overline{\text{LDQS}}$ | VDDQ |
| DQ6 | VSSQ | LDM | | F | | LDQS | VSSQ | DQ7 |
| VDDQ | DQ1 | VDDQ | | G | | VDDQ | DQ0 | VDDQ |
| DQ4 | VSSQ | DQ3 | | H | | DQ2 | VSSQ | DQ5 |
| VDDL | VREF | VSS | | J | | VSSDL | CLK | VDD |
| | CKE | $\overline{\text{WE}}$ | | K | | $\overline{\text{RAS}}$ | $\overline{\text{CLK}}$ | ODT |
| NC | BA0 | BA1 | | L | | $\overline{\text{CAS}}$ | $\overline{\text{CS}}$ | |
| | A10/AP | A1 | | M | | A2 | A0 | VDD |
| VSS | A3 | A5 | | N | | A6 | A4 | |
| | A7 | A9 | | P | | A11 | A8 | VSS |
| VDD | A12 | NC | | R | | NC | NC | |

| BALL NUMBER | SYMBOL | FUNCTION | DESCRIPTION |
|---|-----------------|----------------------------|---|
| M8,M3,M7,N2,N8,N3,N7,P2,P8,P3,M2,P7,R2 | A0–A12 | Address | Provide the row address for active commands, and the column address and Auto-precharge bit for Read/Write commands to select one location out of the memory array in the respective bank. Row address: A0–A12. Column address: A0–A9. (A10 is used for Auto-precharge) |
| L2,L3 | BA0–BA1 | Bank Select | BA0–BA1 define to which bank an ACTIVE, READ, WRITE or PRECHARGE command is being applied. |
| G8,G2,H7,H3,H1,H9,F1,F9,C8,C2,D7,D3,D1,D9,B1,B9 | DQ0–DQ15 | Data Input / Output | Bi-directional data bus. |
| K9 | ODT | On Die Termination Control | ODT (registered HIGH) enables termination resistance internal to the DDR2 SDRAM. |
| F7,E8 | LDQS, LDQS | LOW Data Strobe | Data Strobe for Lower Byte: Output with read data, input with write data for source synchronous operation. Edge-aligned with read data, center-aligned with write data. LDQS corresponds to the data on DQ0–DQ7. LDQS is only used when differential data strobe mode is enabled via the control bit at EMR (1)[A10 EMRS command]. |
| B7,A8 | UDQS, UDQS | UP Data Strobe | Data Strobe for Upper Byte: Output with read data, input with write data for source synchronous operation. Edge-aligned with read data, center-aligned with write data. UDQS corresponds to the data on DQ8–DQ15. UDQS is only used when differential data strobe mode is enabled via the control bit at EMR (1)[A10 EMRS command]. |
| L8 | CS | Chip Select | All commands are masked when CS is registered HIGH. CS provides for external bank selection on systems with multiple ranks. CS is considered part of the command code. |
| K7,L7,K3 | RAS, CAS, WE | Command Inputs | RAS, CAS and WE (along with CS) define the command being entered. |
| B3,F3 | UDM LDM | Input Data Mask | DM is an input mask signal for write data. Input data is masked when DM is sampled high coincident with that input data during a Write access. DM is sampled on both edges of DQS. Although DM pins are input only, the DM loading matches the DQ and DQS loading. |
| J8,K8 | CLK, CLK | Differential Clock Inputs | CLK and CLK are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CLK and negative edge of CLK. Output (read) data is referenced to the crossings of CLK and CLK (both directions of crossing). |
| K2 | CKE | Clock Enable | CKE (registered HIGH) activates and CKE (registered LOW) deactivates clocking circuitry on the DDR2 SDRAM. |
| J2 | VREF | Reference Voltage | VREF is reference voltage for inputs. |
| A1,E1,J9,M9,R1 | VDD | Power Supply | Power Supply: 1.8V ± 0.1V. |
| A3,E3,J3,N1,P9 | VSS | Ground | Ground. |
| A9,C1,C3,C7,C9,E9,G1,G3,G7,G9 | VDDQ | DQ Power Supply | DQ Power Supply: 1.8V ± 0.1V. |
| A7,B2,B8,D2,D8,E7,F2,F8,H2,H8 | VSSQ | DQ Ground | DQ Ground. Isolated on the device for improved noise immunity. |
| A2,E2,L1,R3,R7,R8 | NC | No Connection | No connection. |
| J7 | VSSDL | DLL Ground | DLL Ground. |
| J1 | VDDL | DLL Power Supply | DLL Power Supply: 1.8V ± 0.1V. |

8. SERVICE MENU SETTINGS













In order to reach service menu, First Press “**MENU**” Then press the remote control code two times, which is “**4725**”.


In first screen following items can be seen:



8.1. Video Settings

VIDEO SETTINGS


| | | |
|--------------------------------|--|----|
| RF AGC SECAM |  | 3 |
| RF AGC NEIGHBOUR NO IMAGE NO |  | 3 |
| RF AGC NEIGHBOUR NO IMAGE YES |  | 3 |
| RF AGC NEIGHBOUR YES IMAGE NO |  | 6 |
| RF AGC NEIGHBOUR YES IMAGE YES |  | 6 |
| RF AGC TEST |  | 3 |
| ADC Calibration Source | EXT-1 | |
| ADC Calibration R Gain |  | 82 |
| ADC Calibration G Gain |  | 82 |
| ADC Calibration B Gain |  | 81 |
| ADC Calibration R Offset |  | 0 |
| ADC Calibration G Offset |  | 0 |
| ADC Calibration B Offset |  | 0 |

 Change Value

 Back

 Exit


8.2. Audio Settings



8.3. Options

Options-1

| OPTIONS 1 | |
|---------------------|-------------------------------------|
| Auto TV OFF | 4 h |
| Power Up Mode | Last State |
| BacklightTrick Mode | Yes |
| Cable Support | No |
| EPG Type | 2 |
| Hotel Mode | Yes |
| LCN | No |
| PC Standby | Yes |
| Stby Search | Yes |
| Test Tool | Yes |
| Local Key | KeyPad |
| Volume Level | <div><div></div><div>15</div></div> |

 Read-only

RET/BACK




 Back

MENU


 Exit

Options-2

| OPTIONS 2 | |
|---------------------|----------|
| Aps Sorting | Enabled |
| Dynamic Menu | Disabled |
| EPG Menus | Enabled |
| Transparent Text | Enabled |
| HDMI Number | 2 |
| HDMI Auto Switch | Enabled |
| Rc Type | Rc3900 |
| DCF ID | 4851.dcf |
| Touchpad Sw Version | 0 |


 Read-only  Back  Exit


8.4. Tuning Settings




8.5. Source Settings


| SOURCE SETTINGS | |
|-----------------|-----|
| SCART | Yes |
| SCART2 | No |
| SCART2-S | No |
| SIDE AV | Yes |
| SCART-S | Yes |
| HDMI1 | Yes |
| HDMI2 | Yes |
| HDMI3 | No |
| HDMI4 | No |
| YPbPr | Yes |
| VGA/PC | Yes |
| BluRay | No |

 Read-only

 Back

 Exit

8.6. Diagnostic



8.7. USB Operations

USB operations option cannot be used directly. It can be used for updating panel tool, hw configuration etc.

9. SOFTWARE UPDATE

In MB65 project there is only one software. From following steps software update procedure can be seen:

1. MB65_en.bin, mboot.bin and usb_auto_update_mb65.txt documents should copy directly inside of a flash memory(not in a folder).
2. Insert flash memory to the tv when tv is powered off.
3. Power on the and wait when the tv is opened.
4. Press OK button for a while
5. If First Time Installation screen comes, it means software update procedure is successful.


10. TROUBLESHOOTING

10.1. No Backlight Problem


Problem: If TV is working, led is normal and there is no picture and backlight on the panel.

Possible causes: Backlight pin, dimming pin, backlight supply, stby on/off pin


Backlight pin should be high in open position. If it is low, please check Q15 and panel cables.




Dimming pin should be high or square wave in open position. If it is low, please check S115 for Mstar side and panel or power cables, connectors.



Backlight power supply should be in panel specs. Please check Q44, shown below;




STBY_ON/OFF should be low for tv on condition, please check Q27's collector.



10.2. CI Module Problem


Problem: CI is not working when CI module inserted.

Possible causes: Supply, supply control pin, detect pins, mechanical positions of pins
CI supply should be 5V when CI module inserted. If it is not 5V please check CI_POWER_CTRL, this pin should be low.



Please check mechanical positions of CI module.


Detect ports should be low. If it is not low please check CI connector pins



10.3. Led Blinking Problem


Problem: LED blinking, no other operation

This problem indicates a short on Vcc voltages. Protect pin should be logic high while normal operation. When there is a short circuit protect pin will be logic low. If you detect logic low on protect pin, unplug the TV set and control voltage points with a



10.4. IR Problem


Problem: LED or IR not working
Check LED card supply on MB65 chasis



10.5. Keypad Touchpad Problems

Problem: Keypad or Touchpad is not working


Check keypad supply and KEYBOARD pin on MB65



10.6. USB Problems

Problem: USB is not working or no USB Detection.

Check USB Supply, It should be nearly 5V. Also USB Enable should be logic high




10.7. No Sound Problem

Problem: No audio at main TV speaker outputs.

Check supply voltages of VDD_AUDIO.


There may be a problem in headphone connector or headphone detect circuit (when headphone is connected, speakers are automatically muted). Measure voltage at HP_DETECT pin, it should be 2.5V for MB65.



10.8. No Sound Problem at Headphone

Problem: No audio at headphone output.

Check HP detect pin, when headphone is on. It should be 0V



10.9. Standby On/Off Problem


Problem: Device cannot boot, TV hangs in standby mode.

There may be a problem about power supply. Check powers with a voltage-meter. Also there may be a problem about SW. Try to update TV with latest SW. Additionally it is good to check SW printouts via hyper-terminal (or Teraterm). These printouts may give a clue about the problem.

DVD Problems

Problem: DVD is not working.


Check that DVD source is selected in Service menu. Check supply voltage of DVD namely 12V_VCC.





10.10. No Signal Problem


Problem: No signal in TV mode.


Check tuner supply voltage; 3V3_VCC_XC and 1V8_VCC_XC. Check tuner options are correctly set in Service menu.






































AUDIO AMP.

